# MEMORY Mobile FCRAM<sup>TM</sup> cmos

# 128 M Bit (8 M word×16 bit) Mobile Phone Application Specific Memory

# MB82DBS08164D-70L

#### ■ DESCRIPTION

The FUJITSU MICROELECTRONICS MB82DBS08164D is a CMOS Fast Cycle Random Access Memory (FCRAM\*) with asynchronous Static Random Access Memory (SRAM) interface containing 134,217,728 storages accessible in a 16-bit format.

The MB82DBS08164D adopts asynchronous mode and synchronous burst mode for fast memory access as user configurable options.

The MB82DB\$08164D is suited for mobile applications such as Cellular Handset and PDA.

\*: FCRAM is a trademark of Fujitsu Microelectronics Limited, Japan

#### **■ FEATURES**

- Asynchronous SRAM Interface
- CÓSMORAM Revision 3 Compliance (COSMORAM : Common Specifications of Mobile RAM)
- Fast Access Time : tce = 70 ns Max
- Burst Read/Write Access Capability :

tck = 13 ns Min /77 MHz Max

 $t_{AC} = 6 \text{ ns Max}$ 

- Low Voltage Operating Condition: VDD = 1.7 V to 1.95 V
- Wide Operating Temperature : T<sub>A</sub> = 0 °C to + 70 °C
- Byte Control by LB and UB
- Low-Power Consumption : IDDA1 = 35 mA Max


 $I_{DDS1} = 200 \,\mu\text{A Max} (T_A \le +40 \,^{\circ}\text{C})$ 

• Various Power Down mode : Sleep

16 M-bit Partial 32 M-bit Partial 64 M-bit Partial




#### **■ PIN ASSIGNMENT**



#### **■ PIN DESCRIPTION**

Pin Name	Description
A <sub>22</sub> to A <sub>0</sub>	Address Input
CE1	Chip Enable 1 (Low Active)
CE2	Chip Enable 2(High Active)
WE	Write Enable (Low Active)
ŌĒ	Output Enable (Low Active)
LB	Lower Byte Control (Low Active)
ŪB	Upper Byte Control (Low Active)
CLK	Clock Input
ĀDV	Address Valid Input (Low Active)
WAIT	Wait Output
DQ <sub>7</sub> to DQ <sub>0</sub>	Lower Byte Data Input/Output
DQ <sub>15</sub> to DQ <sub>8</sub>	Upper Byte Data Input/Output
V <sub>DD</sub>	Power Supply Voltage
Vss	Ground
NC	No Connection

#### **■ BLOCK DIAGRAM**



#### **■ FUNCTION TRUTH TABLE**

#### 1. Asynchronous Operation

Mode	CE2	CE1	CLK	ADV	WE	ΟE	LB	ŪB	A <sub>22</sub> to A <sub>0</sub>	DQ7 to DQ0	DQ <sub>15</sub> to DQ <sub>8</sub>	WAIT
Standby (Deselect)	Н	Н	Х	Х	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z
Output Disable*1			Х	*3	Н	Н	Х	Х	*5	High-Z	High-Z	High-Z
Output Disable (No Read)			Х	*3			Н	Н	Valid	High-Z	High-Z	High-Z
Read (Upper Byte)			Х	*3	Н	L	Н	L	Valid	High-Z	Output Valid	High-Z
Read (Lower Byte)			X *3		_	L	Н	Valid	Output Valid	High-Z	High-Z	
Read (Word)	Н	L	Х	*3			L	L	Valid	Output Valid	Output Valid	High-Z
No Write			Х	*3			Н	Н	Valid	Invalid	Invalid	High-Z
Write (Upper Byte)			Х	*3			Н	L	Valid	Invalid	Input Valid	High-Z
Write (Lower Byte)			Х	*3	L	H*4	L	Н	Valid	Input Valid	Invalid	High-Z
Write (Word)			Х	*3			L	L	Valid	Input Valid	Input Valid	High-Z
Power Down*2	L	Χ	Х	Х	Χ	Х	Χ	Χ	Х	High-Z	High-Z	High-Z

Note:  $L = V_{IL}$ ,  $H = V_{IH}$ , X can be either  $V_{IL}$  or  $V_{IH}$ , High-Z = High Impedance

<sup>\*1 :</sup> Should not be kept this logic condition longer than 1  $\mu$ s.

<sup>\*2 :</sup> Power Down mode can be entered from Standby state and all output are in High-Z state.

Data retention depends on the selection of Partial Size for Power Down Program. Refer to "Power Down" in "■FUNCTIONAL DESCRIPTION" for the details.

<sup>\*3: &</sup>quot;L" for address pass through and "H" for address latch on the rising edge of ADV.

<sup>\*4 :</sup> OE can be V<sub>L</sub> during write operation if the following conditions are satisfied;

<sup>(1)</sup> Write pulse is initiated by CE1. Refer to "(12) Asynchronous Read/Write Timing 1-1 (CE1 Control)" in "■TIMING DIAGRAMS".

<sup>(2) &</sup>lt;del>OE</del> stays V<sub>L</sub> during Write cycle.

<sup>\*5 :</sup> Can be either V<sub>IL</sub> or V<sub>IH</sub> but must be valid before Read or Write.


#### 2. Synchronous Operation (Burst Mode)


Mode	CE2	CE1	CLK	ADV	WE	OE	LB	UB	A <sub>22</sub> to A <sub>0</sub>	DQ <sub>15</sub> to DQ <sub>0</sub>	WAIT
Standby(Deselect)		Н	Х	Х	Х	Х	Х	Х	Х	High-Z	High-Z
Start Address Latch*1			*3 _	L	X*4	X*6			Valid*8	High-Z*9	Output Invalid
Advance Burst Read to Next Address*1			*3 _		Н	L				Output Valid*10	Output Valid
Burst Read Suspend*1	Н	L	*3 _		П	Н		2417		High-Z	High*12
Advance Burst Write to Next Address*1			*3 _	Н	L*5	Н	X* <sup>7</sup>	X* <sup>7</sup>	X	Input Valid* <sup>11</sup>	High* <sup>13</sup>
Burst Write Suspend*1			*3 _		H*5	11				Input Invalid	High*12
Terminate Burst Read		1	Х		Н	Χ				High-Z	High-Z
Terminate Burst Write		1	Х		Х	Н				High-Z	High-Z
Power Down*2	L	Х	Х	Х	Х	Х	Х	Х	Х	High-Z	High-Z


Note : L =  $V_{IL}$ , H =  $V_{IH}$ , X can be either  $V_{IL}$  or  $V_{IH}$ ,  $\sqrt{\phantom{A}}$  = valid edge, High-Z = High impedance

- \*1 : Should not be kept this logic condition longer than 8 μs.
- \*2 : Power Down mode can be entered from Standby state and all output are in High-Z state. Data retention depends on the selection of Partial Size for Power Down Program. Refer to "Power Down" in "■FUNCTIONAL DESCRIPTION" for the details.
- \*3 : CLK must be started and stable prior to memory access.
- \*4 : Can be V<sub>IH</sub> for the burst write operation in "WE Level Control" mode but must be V<sub>IL</sub> for the burst write operation in "WE Single Clock Pulse Control" mode. WE must be V<sub>IH</sub> for the burst read operation.
- \*5 : When device is operating in "WE Single Clock Pulse Control" mode, WE is a "don't care" once write operation is determined by WE Low Pulse at the beginning of write access together with address latching. Burst write suspend feature is not supported in "WE Single Clock Pulse Control" mode.
- \*6 : Can be V<sub>IL</sub> for the burst read operation but must be V<sub>IH</sub> for the burst write operation.
- \*7 : Can be either V<sub>IL</sub> or V<sub>IH</sub>. During burst write operation, byte write control by <u>IB</u> and <u>UB</u> can be performed at each clock cycle. During read operation, <u>IB</u> and <u>UB</u> must be valid before read operation is initiated. And once <u>IB</u> and <u>UB</u> input levels are determined, they must not be changed until the end of burst read.
- \*8 : Once a valid address is determined, the input address must not be changed during  $\overline{ADV} = L$ .
- \*9 : If  $\overline{OE} = L$ , data output is either Invalid or High-Z depending on the level of  $\overline{LB}$  and  $\overline{UB}$  input. If  $\overline{WE} = L$ , data input is Invalid. If  $\overline{OE} = \overline{WE} = H$ , data output is High-Z.
- \*10: Data output is either Valid or High-Z depending on the level of LB and UB input.
- \*11 : Data input is either Valid or Invalid depending on the level of  $\overline{LB}$  and  $\overline{UB}$  input.
- \*12 : Keep the level from previous cycle except for suspending on last data. Refer to "WAIT Output Function" in "■FUNCTIONAL DESCRIPTION" for the details.
- \*13: WAIT output is driven in High level during burst write operation.

#### **■ STATE DIAGRAM**







Note: Assuming all the parameters specified in AC CHARACTERISTICS are satisfied. Refer to the "■ FUNCTION TRUTH TABLE", "■ FUNCTIONAL DESCRIPTION", "2. AC Characteristics" in "■ ELECTRICAL CHARACTERISTICS", and "■TIMING DIAGRAMS" for details.

#### **■ FUNCTIONAL DESCRIPTION**

This device supports asynchronous read & write operation and synchronous burst read and burst write operations for faster memory access and features four kinds of power down modes for power saving as user configurable option.

#### Power-up

It is required to follow the power-up timing to start executing proper device operation. Refer to "Power-up Timing". After Power-up, the device defaults to asynchronous read & write operation mode with sleep power down feature.

#### Configuration Register

The Configuration Register(CR) is used to configure the type of device function among optional features. Each selection of features is set through CR Set sequence after power-up. If CR Set sequence is not performed after power-up, the device is configured for asynchronous operations with sleep power down feature as default configuration. The content of CR can be confirmed using CR Verify sequence.

#### • CR Set & Verify Sequence

The CR Set and CR Verify requires total 6 read/write operations with unique address and data. The device should be in standby mode in the interval between each read/write operation. The following table shows the detail sequence of CR Set and CR Verify.

Cycle #	Address		CR Set	CR Verify		
Cycle #	Address	Operation	Data	Operation	Data	
1st	7FFFFFh (MSB)	Read	Read Data (RDa)	Read	Read Data (RDa)	
2nd	7FFFFFh	Write	RDa	Write	RDa	
3rd	7FFFFFh	Write	RDa	Write	RDa	
4th	7FFFFFh	Write	CR Key 0	Write	CR Key 0	
5th	7FFFFFh	Write	CR Key 1	Read	CR Key 1	
6th	7FFFFFh	Write	CR Key 2	Read	CR Key 2	

The 1st cycle is to read from most significant address(MSB).

The 2nd and 3rd cycles are to write to MSB. If the 2nd or 3rd cycle is written into the different address, the CR Set is cancelled and the data written by the 2nd or 3rd cycle is valid as a normal write operation. It is recommended to write back the data(RDa) read by 1st cycle to MSB in order to secure the data.

The 4th cycle is to write the appropriate "CR Key 0" to select the CR Set or CR Verify.

The 5th and 6th cycles are to access into MSB to set the "CR Keys" or to verify the "CR Keys". Refer to the "CR Key Table". If the 4th to 6th cycles are not access into MSB, the CR Set or CR Verify are cancelled and CR input or output data will be invalid.

Once this CR Set sequence is performed from an initial CR Set to the other new CR Set, the written data stored in the memory cell array may be lost. Therefore CR Set sequence should be performed prior to regular read/write operation if necessary to change from the default configuration.

#### • CR Key Table

CR Key 0

CR Key 0 should be set at 4th cycle of the CR Set or Verify sequence.

Pin Name	Register Name	Function	Key	Description	Note
DQ₀	CRSV CR Set/Verify		0	CR Verify	
DQ <sub>0</sub>	CRSV	CK Sel/Verilly	1	CR Set	
DQ7 to DQ1	_	_	1	Reserved for future use	*1
DQ <sub>15</sub> to DQ <sub>8</sub>	_	_	1	Unused bits must be 1	*2

#### CR Key 1

CR Key 1 should be set or read at 5th cycle of the CR Set or Verify sequence.

Pin Name	Register Name	Function	Key	Description	Note
			00	32M-bit Partial	*3
DO DO	DC	Dartial Cine	01	16M-bit Partial	*3
DQ <sub>1</sub> , DQ <sub>0</sub> P	PS	Partial Size	10	64M-bit Partial	*3
			11	Sleep [Default]	*3
			000, 001	Reserved for future use	*1
DQ4 to DQ2 BL			010	8 words	
		Burst Length	011	16 words	
	BL		100	32 words	
			101	64 words	
			110	128 words	
			111	Reserved for future use	*1
50	N.4	Mada	0	Synchronous Mode (Burst Read/Write)	*4
DQ₅	M	Mode	1	Asynchronous Mode [Default] (Random Read/Write)	*5
			00	+	
DO DO	DS	Driver Size	01	Reserved for future use	*1
DQ <sub>7</sub> , DQ <sub>6</sub>	סט	Driver Size	10	-	
			11	Center [Default]	
DQ <sub>15</sub> to DQ <sub>8</sub>	_	_	1	Unused bits must be 1	*2

CR Key 2

CR Key 2 should be set or read at 6th cycle of the CR Set or Verify sequence.

Pin Name	Register Name	Function	Key	Description	Note
			000, 001	Reserved for future use	*1
			010	4 clocks	
DQ <sub>2</sub> to DQ <sub>0</sub>	RL	Read Latency	011	5 clocks	
			100	6 clocks	
			101 to 111	Reserved for future use	*1
DQ₃		_	1	Reserved for future use	*2
DQ <sub>4</sub>	_	_	0	Reserved for future use	*6
DQ₅		_	1	Reserved for future use	*2
DQ <sub>6</sub>	RA	Poset to Asymphronous	0	Reset to Asynchronous mode	*7
DQ6	KA	Reset to Asynchronous	1	Remain the previous mode	*3
DO	WC			WE Single Clock Pulse Control without Write Suspend Function	
DQ <sub>7</sub>	WC	Write Control	1	WE Level Control with Write Suspend Function	
DQ <sub>15</sub> to DQ <sub>8</sub>	_	_	1	Unused bits must be 1	*2

<sup>\*1 :</sup> It is prohibited to apply this key.

<sup>\*2 :</sup> Must be set to "1".

<sup>\*3 :</sup> Sleep and Partial power down mode are effective only when RA = 1.

<sup>\*4 :</sup> If M = 0, all the registers must be set with appropriate Key input at the same time.

<sup>\*5 :</sup> If M = 1, PS and DS must be set with appropriate Key input at the same time. Except for PS and DS, all the other key inputs must be "1".

<sup>\*6 :</sup> Must be set to "0".

<sup>\*7 :</sup> In case of RA = 0, CE2 brought to Low reset the device to asynchronous standby state regardless PS set value therefore Sleep and Partial power down mode are not available.

#### • Power Down

The Power Down is low power idle state controlled by CE2. CE2 Low drives the device in power down mode and maintains low power idle state as long as CE2 is kept Low. CE2 High resumes the device from power down mode.

This device has four power down modes, Sleep, 16 M-bit Partial, 32 M-bit Partial, and 64 M-bit Partial. Those power down modes are effective when RA = 1. The selection of power down mode is set through CR Set sequence. Each mode has following data retention features.


Mode	Data Retention Size	Retention Address
Sleep [default]	No	N/A
16 M-bit Partial	16 M bits	000000h to 0FFFFh
32 M-bit Partial	32 M bits	000000h to 1FFFFh
64 M-bit Partial	64 M bits	000000h to 3FFFFh


The default state is Sleep and it is the lowest power consumption. However all data will be lost once CE2 is brought to Low for Power Down. It is not required to perform CR Set sequence to set to Sleep mode after power-up in case of asynchronous operation.

When RA = 0, CE2 brought to Low reset the device to asynchronous standby state regardless PS set value.

#### • Burst Read/Write Operation

Synchronous burst read/write operation provides faster memory access that synchronized to the microcontroller or system bus frequency. Configuration Register(CR) Set is required to perform a burst read & write operation after power-up. Once CR Set sequence is performed to select the synchronous burst mode, the device is configured to synchronous burst read/write operation mode with corresponding RL and BL that is set through CR Set sequence together with the operation mode.





#### • CLK Input Function

The CLK is input signal to synchronize the memory to the microcontroller or system bus frequency during synchronous burst read & write operation. The CLK input increments the device internal address counter and the valid edge of CLK is referred for latency counts from address latch, burst write data latch, and the burst read data output. During synchronous operation mode, CLK input must be supplied except for standby state and power down state. CLK is a "don't care" during asynchronous operation.

#### • ADV Input Function

The  $\overline{ADV}$  is input signal to latch the valid address. It is applicable to the synchronous operation as well as asynchronous operation.  $\overline{ADV}$  input is active during  $\overline{CE1} = L$  and  $\overline{CE1} = H$  disables  $\overline{ADV}$  input.

During synchronous burst read/write operation,  $\overline{ADV} = H$  disables all address inputs. Once  $\overline{ADV}$  is brought to High after the valid address latch, it is inhibited to bring  $\overline{ADV}$  Low until the end of burst or until the burst operation is terminated.  $\overline{ADV}$  Low pulse is mandatory for the synchronous burst read/write operation mode to latch the valid address input.

During asynchronous operation,  $\overline{ADV} = H$  also disables all address inputs.  $\overline{ADV}$  can be tied to Low during asynchronous operations and it is not necessary to control  $\overline{ADV}$  to High.

#### • WAIT Output Function

The WAIT is output signal to indicate the data bus status when the device is operating in the synchronous burst mode.

During burst read operation,  $\overline{WAIT}$  output is enabled after specified time duration from  $\overline{CE1} = L$ .  $\overline{WAIT}$  output Low indicates data output at next clock cycle is invalid, and  $\overline{WAIT}$  output becomes High one clock cycle prior to valid data output. During  $\overline{OE}$  read suspend,  $\overline{WAIT}$  output doesn't indicate the data bus status but carries the same level from previous clock cycle (kept High).

During burst write operation,  $\overline{WAIT}$  output is enabled after specified time duration from  $\overline{CE1} = L$ .  $\overline{WAIT}$  output to High level after specified time duration from  $\overline{WE} = L$  or  $\overline{CE1} = L$  whichever occurs last and kept High for entire write cycles including  $\overline{WE}$  write suspend. The actual write data latching starts on the appropriate clock edge with respect to Read Latency, and Burst Length. During  $\overline{WE}$  write suspend,  $\overline{WAIT}$  output doesn't indicate the data bus status but carries the same level from previous clock cycle (kept High).


This device doesn't incur additional output delay against internal refresh operation. Therefore, the burst operation is always started after the fixed latency with respect to Read Latency. And there is no waiting cycle asserted in the middle of burst operation except for the burst read or write suspend by  $\overline{\text{OE}}$  brought to High or  $\overline{\text{WE}}$  brought to High. Thus, once  $\overline{\text{WAIT}}$  output is enabled and brought to High,  $\overline{\text{WAIT}}$  output keeps High level until the end of burst or until the burst operation is terminated.

When the device is operating in the asynchronous mode, WAIT output is always in High Impedance.

#### Latency

Read Latency (RL) is the number of clock cycles between the address being latched and first read data becoming available during synchronous burst read operation. It is set through CR Set sequence after power-up. Once specific RL is set through CR Set sequence, write latency, that is the number of clock cycles between address being latched and first write data being latched, is automatically set to RL-1.

The burst operation is always started after the fixed latency with respect to Read Latency set in CR.



#### Address Latch by ADV


The  $\overline{ADV}$  latches the valid address presence on address inputs. During synchronous burst read/write operation mode, all the addresses are determined on first rising edge when  $\overline{ADV} = \overline{CE}1 = L$ . The specified minimum value of  $\overline{ADV} = L$  setup time and hold time against valid edge of clock where RL count is begun must be satisfied for appropriate RL counts. Valid address must be determined with specified setup time against valid clock edge. And the determined valid address must not be changed during  $\overline{ADV} = L$  period.

#### • Burst Length

Burst Length is the number of word to be read or written during synchronous burst read/write operation as the result of a single address latch cycle. It can be set on 8, 16, 32, 64, 128 words boundary for entire address through CR Set sequence. The burst type is sequential that is incremental decoding scheme within a boundary address. Starting from an initial address being latched, the device internal address counter assigns +1 to the previous address until reaching the end of boundary address and then wrap round to least significant address (= 0). After completing read data output or write data latch for the set burst length, operation automatically ended.

#### Write Control

The device has two types of  $\overline{\text{WE}}$  signal control method, " $\overline{\text{WE}}$  Level Control" and " $\overline{\text{WE}}$  Single Clock Pulse Control", for synchronous burst write operation. It is configured through CR Set sequence. When device is operating in " $\overline{\text{WE}}$  Single Clock Pulse Control" mode, burst write operation is determined by  $\overline{\text{WE}} = L$  at the rising edge of CLK. In case of " $\overline{\text{WE}}$  Level Control",  $\overline{\text{WE}}$  can be High at address latching and  $\overline{\text{WE}} = L$  enables burst write operation.




#### • Burst Read Suspend

Burst read operation can be suspended by  $\overline{OE}$  High pulse. During burst read operation,  $\overline{OE}$  brought to High suspends the burst read operation. Once  $\overline{OE}$  is brought to High with the specified setup time against clock where the data being suspended, the device internal counter is suspended, and the data output becomes high impedance after specified time duration. It is inhibited to suspend the first data output at the beginning of burst read.

 $\overline{OE}$  brought to Low resumes the burst read operation. Once  $\overline{OE}$  is brought to Low, data output becomes valid after specified time duration, and the internal address counter is reactivated. The last data output being suspended as the result of  $\overline{OE}$  = H and first data output as the result of  $\overline{OE}$  = L are from the same address.

In order to guarantee to output last data before suspension and first data after resumption, the specified minimum value of  $\overline{OE} = L$  hold time and setup time against clock edge must be satisfied respectively.




#### Burst Write Suspend

Burst write operation can be suspended by  $\overline{\text{WE}}$  High pulse. During burst write operation,  $\overline{\text{WE}}$  brought to High suspends the burst write operation. Once  $\overline{\text{WE}}$  is brought to High with the specified setup time against clock where the data being suspended, the device internal counter is suspended, data input is ignored. It is inhibited to suspend the first data input at the beginning of burst write.


 $\overline{\text{WE}}$  brought to Low resumes the burst write operations. Once  $\overline{\text{WE}}$  is brought to Low, data input becomes valid after specified time duration, and the internal address counter is reactivated. The write address of the cycle where data being suspended and the first write address as the result of  $\overline{\text{WE}} = \text{L}$  are the same address.

In order to guarantee to latch the last data input before suspension and first data input after resumption, the specified minimum value of  $\overline{WE} = L$  hold time and setup time against clock edge must be satisfied respectively. Burst write suspend function is available only when the device is operating in  $\overline{WE}$  level controlled burst write.




#### • Burst Read Termination

Burst read operation can be terminated by  $\overline{CE}1$  brought to High. It is inhibited to terminate the burst read before first data output is completed. In order to guarantee last data output, the specified minimum value of  $\overline{CE}1 = L$  hold time from the clock edge must be satisfied. After termination, the specified minimum recovery time is required to start a new access.



#### • Burst Write Termination

Burst write operation can be terminated by  $\overline{\text{CE}}1$  brought to High. It is inhibited to terminate the burst write before first data input is completed. In order to guarantee last write data being latched, the specified minimum values of  $\overline{\text{CE}}1 = \text{L}$  hold time from the clock edge must be satisfied. After termination, the specified minimum recovery time is required to start a new access.



#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit		
raiametei	Syllibol	Min	Max	Oilit	
Voltage of V <sub>DD</sub> Supply Relative to V <sub>SS</sub> *	V <sub>DD</sub>	- 0.5	+ 2.3	V	
Voltage at Any Pin Relative to Vss *	VIN, VOUT	- 0.5	+ 2.3	V	
Short Circuit Output Current	louт	- 50	+ 50	mA	
Storage Temperature	Тѕтс	<b>- 55</b>	+ 125	°C	

<sup>\* :</sup> All voltages are referenced to Vss = 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Va	Unit		
Parameter	Symbol	Min	Max	Unit	
Power Supply Voltage*1	V <sub>DD</sub>	1.7	1.95	V	
Ground	Vss	0	0	V	
High Level Input Voltage*1, *2	Vıн	$V_{DD} \times 0.8$	V <sub>DD</sub> + 0.2	V	
Low Level Input Voltage*1, *3	VIL	- 0.3	$V_{DD} \times 0.2$	V	
Ambient Temperature	TA	0	+ 70	°C	

<sup>\*1 :</sup> All voltages are referenced to  $V_{SS} = 0 \text{ V}$ .

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

#### **■ PIN CAPACITANCE**

 $(f = 1 \text{ MHz}, T_A = +25 ^{\circ}C)$ 

Parameter	Symbol	Test		Unit		
Farameter	Syllibol	conditions	Min	Тур	Max	Offic
Address Input Capacitance	C <sub>IN1</sub>	VIN = 0 V	_	_	5	рF
Control Input Capacitance	C <sub>IN2</sub>	V <sub>IN</sub> = 0 V			5	pF
Data Input/Output Capacitance	Сю	Vio = 0 V			8	pF

<sup>\*2 :</sup> Maximum DC voltage on input and I/O pins is  $V_{DD}$  + 0.2 V. During voltage transitions, inputs may overshoot to  $V_{DD}$  + 1.0 V for the periods of up to 5 ns.

<sup>\*3 :</sup> Minimum DC voltage on input and I/O pins is -0.3 V. During voltage transitions, inputs may undershoot Vss to -1.0 V for the periods of up to 5 ns.

#### **■ ELECTRICAL CHARACTERISTICS**

#### 1. DC Characteristics

(At recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test Conditions	•	Va	lue	Unit
Parameter	Syllibol	rest Conditions	5	Min	Max	Onn
Input Leakage Current	lu	$V_{SS} \leq V_{IN} \leq V_{DD}$	- 1.0	+ 1.0	μΑ	
Output Leakage Current	ILO	0 V ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub> , Output Disable	- 1.0	+ 1.0	μΑ	
Output High Voltage Level	Vон	$V_{DD} = V_{DD}$ (Min), $I_{OH} = -0.5$ mA		1.4	_	V
Output Low Voltage Level	Vol	IoL = 1 mA		_	0.4	V
	IDDPS		Sleep	_	10	μΑ
Vod Power Down Current	IDDP16	V <sub>DD</sub> = V <sub>DD</sub> (Max), V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> ,	16 M-bit Partial	_	230	μΑ
VDD FOWEI DOWN Current	IDDP32	CE2 = Vss	32 M-bit Partial	_	260	μΑ
	DDP64		64 M-bit Partial	_	310	μΑ
	IDDS	$V_{DD} = V_{DD}$ (Max), $V_{IN}$ (including CLK) = V <sub>IH</sub> or V <sub>IL</sub> , $\overline{CE}1 = CE2 = V_{IH}$		_	1.5	mA
V <sub>DD</sub> Standby Current		$V_{DD} = V_{DD} (Max),$	$T_A \leq +70  ^{\circ}C$	_	400	μΑ
	DDS1	$\frac{V_{IN}}{CE}$ (including CLK) = $V_{DD}$ or $V_{SS}$ ,	T <sub>A</sub> ≤ +40 °C		200	μΑ
	I <sub>DDS2</sub>	$V_{DD} = V_{DD}$ (Max), $t_{CK} = t_{CK}$ (Min), $V_{IN} = V_{DD}$ or $V_{SS}$ , $\overline{CE}1 = CE2 = V_{ID}$			— 310 µ. — 1.5 m — 400 µ. — 200 µ. — 500 µ.	μΑ
V <sub>DD</sub> Active Current	IDDA1	V <sub>DD</sub> = V <sub>DD</sub> (Max), V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> ,	trc/twc = Min		35	mA
Active Current	I <sub>DDA2</sub>	CE1 = V <sub>IL</sub> and CE2 = V <sub>IH</sub> , I <sub>OUT</sub> = 0 mA	$t_{RC}/t_{WC} = 1 \mu s$	_	5	mA
VDD Burst Access Current	IDDA4	$V_{DD} = V_{DD}$ (Max), $V_{IN} = V_{IH}$ or $V_{IL}$ , $\overline{CE}1 = V_{IL}$ and $CE2 = V_{IH}$ , $t_{CK} = t_{CK}$ (Min), $BL = 128$ , $I_{OUT} = 0$ mA			24	mA

Notes: • All voltages are referenced to Vss = 0 V.

- IDD depends on the output termination, load conditions, and AC characteristics.
- After power on, initialization following power-up timing is required. DC characteristics are guaranteed after the initialization.
- IDDP16, IDDP32, IDDP64, IDDS and IDDS1 might be higher for up to 400 ms after power-up or power down/standby mode entry.

#### 2. AC Characteristics

#### (1) Asynchronous Read Operation

Parameter	Symbol	`	alue	Unit	Notes	
Parameter	Symbol	Min	Max	Onit		
Read Cycle Time	<b>t</b> RC	70	1000	ns	*1, *2	
CE1 Access Time	t <sub>CE</sub>	_	70	ns	*3	
OE Access Time	toe	_	40	ns	*3	
Address Access Time	<b>t</b> AA	_	70	ns	*3, *4	
ADV Access Time	tav	_	70	ns	*3	
LB, UB Access Time	<b>t</b> BA	_	30	ns	*3	
Output Data Hold Time	tон	3	_	ns	*3	
CE1 Low to Output Low-Z	tclz	10	_	ns	*5	
OE Low to Output Low-Z	tolz	10	_	ns	*5	
LB, UB Low to Output Low-Z	<b>t</b> BLZ	10	_	ns	*5	
CE1 High to Output High-Z	tснz	_	9.5	ns	*3	
OE High to Output High-Z	tонz	_	9.5	ns	*3	
LB, UB High to Output High-Z	tвнz	_	9.5	ns	*3	
Address Setup Time to ADV Low	<b>t</b> asvl	<b>- 5</b>	_	ns	*6	
Address Setup Time to CE1 Low	tasc	<b>- 5</b>	_	ns	*6	
Address Setup Time to OE Low	taso	0	_	ns		
ADV Low Pulse Width	<b>t</b> vpl	7	_	ns	*6	
ADV High Pulse Width	tvpн	10	_	ns		
Address Hold Time from ADV High	<b>t</b> ahv	5	_	ns		
Address Invalid Time	tax	_	10	ns	*4, *7	
Address Hold Time from CE1 High	<b>t</b> CHAH	- 5	_	ns	*8	
Address Hold Time from OE High	tонан	- 5	_	ns		
WE High to OE Low Time for Read	<b>t</b> whoL	10	1000	ns	*9	
CE1 High Pulse Width	<b>t</b> cp	10	_	ns		

<sup>\*1 :</sup> Maximum value is applicable if CE1 is kept at Low without change of address input.

<sup>\*2:</sup> Address should not be changed within a minimum trc.

<sup>\*3 :</sup> The output load 50 pF with 50  $\Omega$  termination to V<sub>DD</sub>  $\times$  0.5 V.

<sup>\*4 :</sup> Applicable when CE1 is kept at Low.

<sup>\*5:</sup> The output load 5 pF without any other load.

<sup>\*6 :</sup> tvpl is specified from the falling edge of either  $\overline{\text{CE}}1$  or  $\overline{\text{ADV}}$  whichever comes late. The sum of actual tvpl and tasvl (or tasc) must be equal or greater than the specified minimum value of tvpl.

<sup>\*7 :</sup> Applicable to address access when at least two of address inputs are switched from the previous state.

<sup>\*8:</sup> trc (Min) must be satisfied.

<sup>\*9:</sup> If actual value of twhol is shorter than specified minimum values, the actual talk of following Read may become longer by the amount of subtracting actual value from specified minimum value.

#### (2) Asynchronous Write Operation

Dozomatov	Symbol		lue	- Unit	Notes
Parameter	Symbol	Min	Max	Unit	Notes
Write Cycle Time	twc	70	1000	ns	*1, *2
Address Setup Time to ADV Low	<b>t</b> asvl	- 5	_	ns	*3
Address Setup Time	<b>t</b> as	0	_	ns	
ADV Low Pulse Width	<b>t</b> vpl	7	_	ns	*3
ADV High Pulse Width	<b>t</b> vph	10	_	ns	
Address Hold Time from ADV High	<b>t</b> ahv	5	_	ns	
CE1 Write Pulse Width	<b>t</b> cw	45	_	ns	*2, *4
WE Write Pulse Width	twp	45	_	ns	*2, *4
LB, UB Write Pulse Width	<b>t</b> <sub>BW</sub>	45	_	ns	*2, *4
LB, UB Byte Mask Setup Time	<b>t</b> BS	- 5	_	ns	*5
LB, UB Byte Mask Hold Time	<b>t</b> вн	- 5	_	ns	*6
Write Recovery Time	<b>t</b> wr	0	_	ns	*2, *7
CE1 High Pulse Width	<b>t</b> cp	10	_	ns	
WE High Pulse Width	<b>t</b> whP	10	1000	ns	*8
LB, UB High Pulse Width	tвнр	10	1000	ns	*8
Data Setup Time	<b>t</b> DS	15	_	ns	
Data Hold Time	<b>t</b> DH	0	_	ns	
OE High to CE1 Low Setup Time for Write	<b>t</b> ohcl	- 5	_	ns	*9
OE High to Address Setup Time for Write	toes	0		ns	*10

- \*1: Maximum value is applicable if CE1 is kept at Low without any address change.
- \*2: The sum of write pulse width (tcw, twp or tbw) and actual write recovery time (twr) must be equal or greater than specified minimum twc.
- \*3: tvpl is specified from the falling edge of either  $\overline{\text{CE}}1$  or  $\overline{\text{ADV}}$  whichever comes late. The sum of actual tvpl and tasvl must be equal or greater than the specified minimum value of tvpl.
- \*4: Write pulse width is defined from High to Low transition of  $\overline{CE}1$ ,  $\overline{WE}$ ,  $\overline{LB}$ , or  $\overline{UB}$ , whichever occurs last.
- \*5 : Applicable for byte mask only. Byte mask setup time is defined to the High to Low transition of CE1 or WE whichever occurs last.
- \*6 : Applicable for byte mask only. Byte mask hold time is defined from the Low to High transition of  $\overline{\text{CE}}1$  or  $\overline{\text{WE}}$  whichever occurs first.
- \*7: Write recovery time is defined from Low to High transition of CE1, WE, LB, or UB, whichever occurs first.
- \*8 : Maximum specification of twhP and tBHP are applicable to Output Disable mode when  $\overline{CE} = L$ ,  $\overline{WE} = \overline{OE} = H$  after write operation. Refer to "(7) Asynchronous Write Timing 2 ( $\overline{WE}$  Control)" in "■ TIMING DIAGRAMS".
- \*9: If  $\overline{OE}$  is Low after minimum tohcl, read cycle is initiated. In other word,  $\overline{OE}$  must be brought to High within 5 ns after  $\overline{CE}1$  is brought to Low.
- \*10 : If  $\overline{OE}$  is Low after a new address input, read cycle is initiated. In other word,  $\overline{OE}$  must be brought to High at the same time or before a new address becomes valid.

#### (3) Synchronous Operation - Clock Input (Burst Mode)

(At recommended operating conditions unless otherwise noted)

Parameter		Symbol	Val	lue	Unit	Notes	
raiametei		Зуппоот	Min	Max	Oilit	Notes	
	RL = 6		13	_	ns	*1	
Clock Period	RL = 5	<b>t</b> cĸ	15	_	ns	*1	
	RL = 4		18	_	ns	*1	
Clock High Time		<b>t</b> cкн	3	_	ns		
Clock Low Time		<b>t</b> ckL	3	_	ns		
Clock Transition Time		<b>t</b> скт		1.5	ns	*2	

<sup>\*1 :</sup> Clock period is defined between valid clock edges.

#### (4) Synchronous Operation - Address Latch (Burst Mode)

	`					
Parameter		Symbol	Value		Unit	Notes
Farameter		Symbol	Min	Max	Offic	Moles
Address Setup Time to CLK		tasck	3	_	ns	*1
Address Hold Time from CLK		<b>t</b> ckah	1	_	ns	*1
ADV Low Pulse Width		<b>t</b> vpl	7	_	ns	*2
ADV Low Setus Time to CLV	RL = 6	tvscк	3		no	*1
ADV Low Setup Time to CLK	RL = 4, 5		5	_	ns	
CE1 Low Setup Time to CLV	RL = 6	4	3	_	no	*1
CE1 Low Setup Time to CLK	RL = 4, 5	tclck	5		ns	'
ADV Low Hold Time from CLK		tскvн	1	_	ns	*1
CE1 High Hold Time from CLK		tсксн	1	_	ns	*3

<sup>\*1 :</sup> Applicable to the 1st rising clock edge.

<sup>\*2 :</sup> Clock transition time is defined between V<sub>IH</sub> (Min) and V<sub>IL</sub> (Max)

<sup>\*2 :</sup> tvpl is specified from the falling edge of either  $\overline{\text{CE}}1$  or  $\overline{\text{ADV}}$  whichever comes late.

<sup>\*3 :</sup> Applicable to the positive clock edge before address latching.

#### (5) Synchronous Read Operation (Burst Mode)

Doromo		(At recommended	<u> </u>	alue	Unit	Notes
Parame	eter	Symbol –	Min	Max	Unit	Notes
Burst Read Cycle Time		tпсв		8000	ns	
CLK Access Time	RL = 6	t <sub>AC</sub>		6	ns	*1
	RL = 4, 5	<b>L</b> AC		9	ns	*1
Output Hold Time from CLK		<b>t</b> ckqx	2	_	ns	*1
CE1 Low to WAIT Low		<b>t</b> cltl	5	15	ns	*1
CLK to WAIT Valid Time		<b>t</b> cktv		6	ns	*1
WAIT Valid Hold Time from 0	CLK	<b>t</b> cктх	2	_	ns	*1
CE1 Low to Output Low-Z		tclz	10	_	ns	*2
OE Low to Output Low-Z		tolz	10	_	ns	*2, *3
LB, UB Low to Output Low-Z		<b>t</b> BLZ	10	_	ns	*2
CE1 High to Output High-Z		<b>t</b> cHz	_	9.5	ns	*1
OE High to Output High-Z		tонz		9.5	ns	*1
LB, UB High to Output High-Z		<b>t</b> внz		9.5	ns	*1
CE1 High to WAIT High-Z		<b>t</b> cнтz	_	9.5	ns	*1
OE Low Setup Time to 1st D	ata-output	<b>t</b> olq	34	_	ns	
LB, UB Setup Time to 1st Da	ta-output	<b>t</b> blq	26	_	ns	*4
OE Setup Time to CLK		toscк	3	_	ns	
OE Hold Time from CLK		tскон	1		ns	
Burst End CE1 Low Hold Tin	ne from CLK	<b>t</b> ckclh	1		ns	
LB, UB Hold Time from CLK		tсквн	1	_	ns	
CE1 High Pulse Width		<b>t</b> CP	9.5	_	ns	

<sup>\*1 :</sup> The output load 50 pF with 50  $\Omega$  termination to VDD  $\times$  0.5 V.

<sup>\*2 :</sup> The output load 5 pF without any other load.

<sup>\*3:</sup> tolz must not be applied after burst read suspend.

<sup>\*4 :</sup> Once  $\overline{LB}$ ,  $\overline{UB}$  are determined,  $\overline{LB}$ ,  $\overline{UB}$  must not be changed until the end of burst read.

#### (6) Synchronous Write Operation (Burst Mode)

Parameter	Symbol	Va	lue	Unit	Notes
Farameter	Syllibol	Min	Max	Oilit	Notes
Burst Write Cycle Time	twcв	_	8000	ns	
Data Setup Time to CLK	<b>t</b> DSCK	3	_	ns	
Data Hold Time from CLK	<b>t</b> DHCK	1	_	ns	
WE Low Setup Time to 1st Data Input	twld	45	_	ns	
WE Setup Time to CLK	<b>t</b> wsck	3	_	ns	
WE Hold Time from CLK	<b>t</b> ckwh	1	_	ns	
LB, UB Setup Time to CLK	<b>t</b> BSCK	3	_	ns	*1
LB, UB Hold Time from CLK	<b>t</b> cквн	1	_	ns	*1
CE1 Low to WAIT High	<b>t</b> clTH	5	15	ns	*2, *3
WE Low to WAIT High	<b>t</b> wlth		15	ns	*2, *3
CE1 High to WAIT High-Z	<b>t</b> chtz	_	9.5	ns	*2
Burst End CE1 Low Hold Time from CLK	<b>t</b> ckclh	1	_	ns	
Burst End CE1 High Setup Time to next CLK	<b>t</b> cHCK	3	_	ns	
CE1 High Pulse Width	<b>t</b> CP	9.5	_	ns	

 $<sup>^{\</sup>star}1$ : tbsck and tckbh should be satisfied for byte mask control.

<sup>\*2 :</sup> The output load 50 pF with 50  $\Omega$  termination to  $V_{\text{DD}} \times 0.5 \text{ V}.$ 

<sup>\*3:</sup>  $\overline{WAIT}$  outputs Low-Z after tclth (Min) from  $\overline{CE}1 = L$ .  $\overline{WAIT}$  outputs to High level after twlth or tclth from  $\overline{WE} = L$  or  $\overline{CE}1 = L$  whichever occurs last.

#### (7) Power Down Parameters

(At recommended operating conditions unless otherwise noted)

Parameter	Symbol	Value		Unit	Notes
Farameter	Symbol	Min	Max	Offic	Notes
CE2 Low Setup Time for Power Down Entry	<b>t</b> csp	10		ns	
CE2 Low Hold Time after Power Down Entry	<b>t</b> C2LP	70	_	ns	
CE2 Low Hold Time for Reset to Asynchronous Mode	tc2LPR	70	_	ns	*1
CE1 High Hold Time following CE2 High after Power Down Exit [Sleep mode only]	tснн	300	_	μs	*2
CE1 High Hold Time following CE2 High after Power Down Exit [not in Sleep mode]	tсннр	70	_	ns	*3
CE1 High Setup Time following CE2 High after Power Down Exit	<b>t</b> chs	0	_	ns	*2

<sup>\*1 :</sup> Applicable when RA = 0 (Reset to Asynchronous mode) .

#### (8) Other Timing Parameters

Parameter		Va	lue	Unit	Notes
raianietei	Symbol	Min	Max	Oilit	Notes
CE1 High to OE Invalid Time for Standby Entry	<b>t</b> cHOX	0	_	ns	
CE1 High to WE Invalid Time for Standby Entry	<b>t</b> chwx	0	_	ns	*1
CE2 Low Hold Time after Power-up	<b>t</b> C2LH	50	_	μs	
CE1 High Hold Time following CE2 High after Power-up	tснн	300	_	μs	
Input Transition Time (except for CLK)	t⊤	1	25	ns	*2, *3

<sup>\*1 :</sup> Some data might be written into any address location if tchwx (Min) is not satisfied.

<sup>\*2 :</sup> Applicable also to power-up.


<sup>\*3 :</sup> Applicable when Partial Power Down mode and Reset to Asynchronous mode are set.

<sup>\*2 :</sup> Except for the CLK input transition time.

<sup>\*3 :</sup> The Input Transition Time (tτ) at AC testing is 3 ns for Asynchronous operation and 1.5 ns for Synchronous operation respectively. If actual tτ is longer than 3 ns or 1.5 ns specified as AC test condition, it may violate AC specification of some timing parameters. Refer to " (9) AC Test Conditions".


#### (9) AC Test Conditions

Description	Symbol Test S		Test Setup	Value	Unit	Notes
Input High Level		Vıн	_	$V_{DD} \times 0.8$	V	
Input Low Level	nput Low Level		_	$V_{\text{DD}} \times 0.2$	V	
Input Timing Measurement L	.evel	V <sub>REF</sub>	REF — V <sub>DD</sub> × 0.5		V	
Input Transition Time	Async.	t	Between V <sub>IL</sub> and V <sub>IH</sub>	3	ns	
Imput Hansidon Hille	Sync.	tτ	Detween VIL and VIH	1.5	ns	



#### **■ TIMING DIAGRAMS**

#### (1) Asynchronous Read Timing 1-1 (Basic Timing)




#### (2) Asynchronous Read Timing 1-2 (Basic Timing) trc Address X Address Valid tahv tASVL tav $\overline{\mathsf{ADV}}$ tASVL tvph tvpl tasc tce $\overline{\text{CE}}1$ tcp tasc tchz toe ŌĒ tonz tва $\overline{LB}, \overline{UB}$ **t**BHZ tBLZ tolz tclz DQ (Output)

Note : This timing diagram assumes CE2 = H and  $\overline{WE}$  = H.


Valid Data Output

### (3) Asynchronous Read Timing 2 (OE Control & Address Access)





Note : This timing diagram assumes CE2 = H,  $\overline{ADV}$  = L and  $\overline{WE}$  = H.

#### (4) Asynchronous Read Timing 3 (LB, UB Byte Control Access)



Note : This timing diagram assumes CE2 = H,  $\overline{ADV}$  = L and  $\overline{WE}$  = H.





#### (7) Asynchronous Write Timing 2 (WE Control) twc twc Address Address Valid Address Valid <del>∢⊳</del> tohah CE<sub>1</sub> Low tas twR twR twp tas twp WE twhp $\overline{LB}, \overline{UB}$ toes ŌĒ tos tDH tDS tDH tohz $_{(Input)}^{DQ}$ Valid Data Input Valid Data Input

Note: This timing diagram assumes CE2 = H and  $\overline{ADV} = L$ .


#### (8) Asynchronous Write Timing 3-1 (WE, LB, UB Byte Write Control) twc twc Address Address Valid Address Valid CE<sub>1</sub> Low tas twp tas twp twhp WE tвн twR tBS LB tвн twR ŪΒ tDH DQ<sub>7</sub> to DQ<sub>0</sub> (Input) tos tDH Valid Data Input DQ<sub>15</sub> to DQ<sub>8</sub> (Input) Valid Data Input Note : This timing diagram assumes CE2 = H, $\overline{ADV}$ = L and $\overline{OE}$ = H.


### (9) Asynchronous Write Timing 3-2 (WE, LB, UB Byte Write Control) twc twc Address Address Valid Address Valid CE<sub>1</sub> Low twR twR $\overline{\mathsf{WE}}$ twhp tas tBW tBS $\overline{\mathsf{LB}}$ tBW tвн tas tBS <del>▼</del> $\overline{\mathsf{UB}}$ DQ<sub>7</sub> to DQ<sub>0</sub> (Input) tos tDH Valid Data Input DQ<sub>15</sub> to DQ<sub>8</sub> (Input) Valid Data Input Note : This timing diagram assumes CE2 = H, $\overline{ADV}$ = L and $\overline{OE}$ = H.

#### (10) Asynchronous Write Timing 3-3 (WE, LB, UB Byte Write Control) twc twc Address Address Valid Address Valid CE<sub>1</sub> Low WE twhp tas tBW twR **→** tвs LB twR tBW tas tBS tвн $\overline{\mathsf{UB}}$ tos tDH DQ7 to DQ0 (Input) tos tDH Valid Data Input DQ<sub>15</sub> to DQ<sub>8</sub> (Input) Valid Data Input

Note : This timing diagram assumes CE2 = H,  $\overline{ADV}$  = L and  $\overline{OE}$  = H.

#### (11) Asynchronous Write Timing 3-4 (WE, LB, UB Byte Write Control) twc twc Address Valid Address Address Valid CE<sub>1</sub> Low $\overline{\mathsf{WE}}$ $t_{\text{BW}}$ $\boldsymbol{t}_{\text{BW}}$ **t**as $t_{\text{WR}}$ **t**as twR $\overline{\mathsf{LB}}$ tон tos **t**DS **t**DH DQ<sub>7</sub> to DQ<sub>0</sub> Valid Data Input Valid Data Input (Input) $\boldsymbol{t}_{\text{BW}}$ $t_{\mathsf{WR}}$ **t**AS $t_{\text{BW}}$ $\overline{\mathsf{UB}}$ $t_{\mathsf{BHP}}$ $t_{\text{DS}}$ **t**DH DQ<sub>15</sub> to DQ<sub>8</sub> Valid Data Input . Valid Data Input (Input) Note : This timing diagram assumes CE2 = H, $\overline{ADV}$ = L and $\overline{OE}$ = H.






#### Address Write Address Read Address **t**AA tонан tонан CE<sub>1</sub> Low tas twR twp WE toes LB, UB taso toE ŌĒ twHOL tonz tohz tон tон tos tDH tolz DQ Read Data Output Write Data Input Read Data Output


### (14) Asynchronous Read/Write Timing 2 (OE, WE Control)

Notes : • This timing diagram assumes CE2 = H and ADV = L. • CE1 can be tied to Low for WE and OE controlled operation.

- Read data will be available after  $t_{AA}$  from  $\overline{WE} = H$  if read addresses are not changed from write address.




#### (16) Clock Input Timing



Notes : • Stable clock input must be required during  $\overline{CE}1 = L$ .

- tck is defined between rising clock edges.
- tckt is defined between ViH (Min) and ViL (Max).


#### (17) Address Latch Timing (Synchronous Mode)





Notes : • tvPL is specified from the falling edge of either CE1 or ADV whichever comes late.


At least one rising clock edge must be input during ADV = L.


- tasck, tysck and tolok are applied to the 1st valid clock edge during  $\overline{ADV} = L$ .
- tckch is applied to the rising clock edge before address latching.



















#### (25) Power-up Timing 1




Note: The tc2LH specifies after VDD reaches specified minimum level.

### (26) Power-up Timing 2



Note: The tchh specifies after  $V_{DD}$  reaches specified minimum level and applicable to both  $\overline{CE}1$  and CE2. If transition time of  $V_{DD}$  (from 0 V to  $V_{DD}$  (Min)) is longer than 50 ms, (25) Power-up Timing 1 must be applied.


#### (27) Power Down Entry and Exit Timing




Notes: • Power Down mode can be also used as a reset timing if "Power-up Timing" above could not be satisfied and Power Down program was not performed prior to this reset.

- CE2 can be brought to Low after the completion of previous Read/Write operation.
- CE2 must be kept at High during the specified minimum time of tcp.


### (28) Standby Entry Timing after Read or Write



Note: Both tchox and tchwx define the earliest entry timing for Standby mode.




- \*1: The all address inputs must be High from Cycle #1 to #6.
- \*2 : At least either  $\overline{LB}$  or  $\overline{UB}$  must be brought to Low during Cycle #1 to #3.
- \*3: LB must be brought to Low in order to input the CR Keys during Cycle #4 to #6.
- \*4: The CR Key 0 must be set "1" for the CR Set as specified in "■FUNCTIONAL DESCRIPTION".
- \*5: The CR Keys must conform to the format specified in "**FUNCTIONAL DESCRIPTION**". If not, any operations and data are not guaranteed.
- \*6: After two following Cycle #6, the Configuration Register Set is completed and returned to the normal operation.



- \*1: The all address inputs must be High from Cycle #1 to #6.
- \*2 : At least either  $\overline{LB}$  or  $\overline{UB}$  must be brought to Low during Cycle #1 to #3.
- \*3: LB must be brought to Low in order to input or output the CR Keys during Cycle #4 to #6.
- \*4: The CR Key 0 must be set "0" for the CR Verify as specified in "


  FUNCTIONAL DESCRIPTION".
- \*5: The CR Keys must conform to the format specified in "**TUNCTIONAL DESCRIPTION**". If not, any operations and data are not guaranteed.
- \*6: After tRC following Cycle #6, the Configuration Register Verify is completed and returned to the normal operation.

### (31) Configuration Register Set Timing 2 (Synchronous Operation)



- \*1: The all address inputs must be High from Cycle #1 to #6.
- \*2: At least either LB or UB must be brought to Low during Cycle #1 to #3.
- \*3: LB must be brought to Low in order to input the CR Keys during Cycle #4 to #6.
- \*4: The CR Key 0 must be set "1" for the CR Set as specified in "■ FUNCTIONAL DESCRIPTION".
- \*5 : The CR Keys must conform to the format specified in "■ FUNCTIONAL DESCRIPTION". If not, any operations and data are not guaranteed.
- \*6: After two following Cycle #6, the Configuration Register Set is completed and returned to the normal operation.

### (32) Configuration Register Verify Timing 2 (Synchronous Operation)





- \*1: The all address inputs must be High from Cycle #1 to #6.
- \*2 : At least either  $\overline{\text{LB}}$  or  $\overline{\text{UB}}$  must be brought to Low during Cycle #1 to #3.
- \*3: LB must be brought to Low in order to input or output the CR Keys during Cycle #4 to #6.
- \*4: The CR Key 0 must be set "0" for the CR Verify as specified in "■FUNCTIONAL DESCRIPTION".
- \*5 : The CR Keys must conform to the format specified in "■FUNCTIONAL DESCRIPTION". If not, any operations and data are not guaranteed.
- \*6: After tRC following Cycle #6, the Configuration Register Verify is completed and returned to the normal operation.

### **■** ORDERING INFORMATION


Part Number	Package
MB82DBS08164D-70LTBG	71-ball plastic FBGA (BGA-71P-M03)

#### **■ PACKAGE DIMENSIONS**






Please check the latest Package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/







### **FUJITSU MICROELECTRONICS LIMITED**

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan

Tel: +81-3-5322-3329 http://jp.fujitsu.com/fml/en/

For further information please contact:

#### **North and South America**

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

#### **Europe**

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel: +86-21-6146-3688 Fax: +86-21-6335-1605

http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269

http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department